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Abstract
Computational science has beneﬁted in the last years from emerging accelerators that increase
the performance of scientiﬁc simulations, but using these devices hinders the programming
task. This paper presents AMA: a set of optimization techniques to eﬃciently manage multi-
accelerator systems. AMA maximizes the overlap of computation and communication in a
blocking-free way. Then, we can use such spare time to do other work while waiting for device
operations. Implemented on top of a task-based framework, the experimental evaluation of
AMA on a quad-GPU node shows that we reach the performance of a hand-tuned native CUDA
code, with the advantage of fully hiding the device management. In addition, we obtain up to
more than 2x performance speed-up with respect to the original framework implementation.
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1 Introduction
Computational science is an interdisciplinary ﬁeld where computational and numerical tech-
niques are applied to study systems of real-world scientiﬁc interest. Such studies are usually
done through computer simulation and modelling and allow us to simulate systems that were
previously too diﬃcult to study due to its complexity. Moreover, scientists are now able to repro-
duce or simulate studies that may be too dangerous, take too much time or simply be impossible
to reproduce in a laboratory. In the past years, scientiﬁc computing has clearly beneﬁted from
the advances in computer science, as computers have massively increased their performance,
popularity and usability. In this sense, heterogeneous high-performance computers have become
a key evolution of regular homogeneous CPU computers due to their computing power. The
TOP500 list (Nov 2014) [1] reﬂects this fact as half of the top 10 machines have either NVIDIA
K20x GPUs or Intel Xeon Phi processors, the top 2 being heterogeneous computers.
However, heterogeneous computers make the programming task more diﬃcult, especially for
programmers or scientists that code their applications targeting heterogeneous systems (het-
erogeneous applications). Even in single-node systems, accelerators, oﬀering massively parallel
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hardware, may have their own separated memory space with limited capacity; therefore, pro-
grammers and scientists (who may not be expert programmers) need to care about when and
which pieces of data are transferred between memory spaces. Data movements and synchro-
nizations become particularly complicated if we want to split the computation between multiple
devices and still want to get optimal performance. Several proposals have arisen in the last
years to program accelerators, the most important being CUDA [10], which targets NVIDIA
GPUs, and OpenCL [7], which works with Intel MIC devices and GPUs as well. However,
none of them addresses the aforementioned challenges, since they both expose the underlying
hardware to the programmer and only oﬀer a resource management API. Ideally, programming
models should be able to hide heterogeneity and hierarchy from the programmer point of view,
so that they can focus on their application development and forget about the management of
available resources.
In this paper we present AMA (Asynchronous Management of Accelerators), the combina-
tion of several optimization ideas that help to eﬃciently manage and schedule computations
to accelerators. Since these devices are asynchronous, we can issue operations such as com-
putations from the host and then do other work on the CPU while waiting for such device
operations. Our contributions are a specialized accelerator-oriented work scheduler combined
with an asynchronous, non-blocking management design for external devices. Our main target
are task-based programming frameworks, where our techniques can improve the management of
multi-accelerator systems with a minimized overhead. The objectives of such work are, ﬁrst, to
increase the performance of heterogeneous applications with no eﬀort from the programmer side
and, second, to improve the framework by making the accelerator management more eﬃcient.
The paper is organized as follows: Section 2 explains AMA. Section 3 discusses the chosen
framework to implement AMA. The implementation is described in Section 4 and its evaluation
in Section 5. Related work can be found in Section 6. Section 7 concludes the paper.
2 Asynchronous Management of Accelerators
AMA targets any task-based programming framework with support for asynchronous accelera-
tors such as GPUs. Our techniques can be applied to any asynchronous device supported by the
framework. The implementation of such techniques does not require application modiﬁcations.
2.1 Event-driven Flow
The most widely-used accelerator programming languages (CUDA, OpenCL) support events
and callbacks as a mechanism to manage asynchronous device operations. The AMA design
uses these advanced features: each device event is managed from the host side and associated
to one accelerator operation (data transfer or kernel launch). The event state will reﬂect the
state of its associated operation. Each event is linked to a list of callbacks that will trigger
the actions to be performed once the device operation is ﬁnished. Assuming the framework
has information about task data, the AMA design lets the runtime prefetch data for several
tasks ahead while waiting for the completion of previous tasks. Moreover, AMA supports
having several data transfers and kernel executions concurrently, provided that the hardware
oﬀers this functionality. In the case of GPUs, two data transfers (one in each direction) can
be overlapped with several kernel executions if they are issued in diﬀerent CUDA streams or
OpenCL command queues. This event-driven execution ﬂow can largely speed-up application
performance, as the overhead of task management and data transfers is hidden by the execution
of other tasks. AMA establishes an additional scheduling policy called First Transferred - First
Run (FTFR). This policy aﬀects all the tasks targeting the same execution unit that have at
least one event pending for completion. In FTFR, as soon as a task has its data transferred to
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the device, it will be run, independently of other data transfers or task executions related to
other tasks previously assigned. Consequently, the scheduling is now divided into two phases:
ﬁrst, the framework decides which processing unit will run the task and, second, FTFR decides
when the task will be run. As a result of applying the AMA design, host-side threads are
never blocked, so they can do other useful work. This gives us an opportunity to make other
components smarter and more powerful, even if they increase framework’s overhead.
2.2 Additional Runtime Enhancements
The speciﬁc modiﬁcations will mostly depend on the features of the target framework, but
we will focus on those aspects that especially beneﬁt the execution on accelerators. Generally,
accelerators consume tasks faster than the host, so it is important to give priority to those tasks
that open more parallelism (i.e., tasks with several successors) and also to those in the critical
path of the data dependency graph. Thus, we propose to use the CPU spare time to traverse the
graph and compute the appropriate priority for each task. In addition, we propose to propagate
the priority of a task to its predecessors if they have lower priority, and do so for several levels
of predecessors to ensure that the dependencies of higher priority tasks are satisﬁed as soon
as possible. Assuming the target framework oﬀers a data aﬃnity-aware scheduling policy, we
propose to compute the aﬃnity information at the latest possible moment, when the task has its
dependencies satisﬁed and is going to be assigned to one of the devices. Making a good aﬃnity
decision is very important to optimize the amount of data that is transferred. It may seem
obvious to compute task data aﬃnity as late as possible but, since the aﬃnity computation is
quite costly, some frameworks may compute this information much before to avoid additional
overhead while running tasks. With our approach, such overhead is completely hidden. All
these modiﬁcations increase the framework overhead, but AMA is able to hide it with the
asynchronous execution of tasks and data transfers.
3 The OmpSs Programming Model
The OmpSs programming model [3] combines ideas from OpenMP [11] and StarSs [12]: on
the one hand, it enhances OpenMP with support for irregular and asynchronous parallelism
and heterogeneous architectures and, on the other, it incorporates StarSs dependence support
and data-ﬂow concepts that allow the framework to automatically move data as necessary and
perform diﬀerent kinds of optimizations. OmpSs is able to run applications on clusters of
nodes that combine shared memory processors (SMPs) and other external devices, for example,
GPU, FPGA and Xeon Phi [4, 5]. Tasks are the basic computation units and the OmpSs
model assumes that a single address space exists from the programmer point of view. However,
internally, it is able to manage shared data that reside in diﬀerent memory spaces. It supports
heterogeneity, data motion and several implementations of a task (the runtime, based on its own
history records, decides which version is more suitable to run every time the task is called [14]).
The OmpSs runtime uses a thread-pool model with a master thread that starts the execution
and several worker threads that cooperate executing the work created from task constructs
(nesting of constructs is allowed as well). At run time, OmpSs dynamically creates a task data
dependency graph to ensure program’s correctness. The heterogeneity support handles data
movements between system’s memory spaces whenever needed. A directory structure is used to
trace task data locations and reduce data movements. Task life is divided into ﬁve stages (from
creation to completion), described in chronological order: instantiation (the task and all its
related data structures are created, including data dependence computation), ready (the task
becomes ready when its data dependences are satisﬁed, task scheduling occurs in this stage),
active (the task has been scheduled to a system’s processing unit; if needed, data is allocated
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and transferred), run (the task is executed) and completion (the task has been run; if needed,
output data is transferred and task memory space is freed).
OmpSs oﬀers several task scheduling policies, but we will focus on the data aﬃnity-aware
policy. This policy calculates the aﬃnity between tasks and processing units of the system
regarding data size and locality. Each processing unit is assigned an aﬃnity score and the task
will be scheduled on the unit with the highest score. For performance reasons, this score is
computed at task instantiation stage. OmpSs also supports task priorities to establish a task
execution order while preserving data dependencies: tasks with higher priority will be executed
earlier. Task priority is only propagated to its direct predecessor task due to its overhead.
The ﬂexible design and implementation of OmpSs runtime allows to easily extend any of its
features, like adding a scheduling policy or support for a new architecture. Run time conﬁgu-
ration arguments are used to set which plugins will be loaded in each application execution.
3.1 OmpSs CUDA Support
At run time, one CPU helper thread is created for each GPU device. Each helper manages
all the operations on its own GPU. The original OmpSs implementation for GPUs [4] already
supports asynchrony, but it is very restrictive and inﬂexible: each task execution cycle1 can
hold, at most, two data transfers (one in each direction) overlapped with one task execution.
This means that for each task execution there can be two more operations: one device-to-host
transfer that copies the output data of the previous executed task (if any) and one host-to-
device transfer that prefetches the data for the next task (if any). Three CUDA streams are
used to achieve the overlapping. This approach presents two main problems: ﬁrst, the helper
thread that manages the GPU gets blocked at the end of each task execution cycle waiting for
all the operations of the cycle. This busy-waiting is done by calling cudaStreamSynchronize()
for each stream. Second, operations can be overlapped inside one cycle, but there is an explicit
synchronization between diﬀerent cycles. Then, for each cycle, the thread has to wait for the
longest operation before it can start a new cycle. This means that several CPU-time cycles are
wasted just waiting for device operations. This gives us an opportunity to implement AMA on
top of OmpSs to evaluate our proposal.
4 AMA Implementation
This section explains the implementation of AMA on top of the OmpSs CUDA device sup-
port. As mentioned before, this implementation is extensible to other task-based frameworks
supporting asynchronous devices (OpenCL, FPGA, . . . ).
4.1 OmpSs CUDA Support with AMA
The host-device synchronization implementation of AMA is done by inserting a CUDA event
after each device asynchronous operation (data transfer or kernel launch). Then, the helper
thread links the event to the appropriate set of callbacks and holds a list of pending events
(registered events that have not been raised) on its device. This list is checked by the thread (it
queries CUDA for the state of each event), so when a raised event is detected, it will execute its
associated callback actions. We use a combination of an event-polling mechanism and CUDA
callbacks due to performance reasons. Several CUDA streams are used to overlap as many
operations as possible. We keep two CUDA streams for data transfers (one for each direction)
due to hardware limitations (although we could add more streams if the underlying hardware
1 A task execution cycle is the set of all the operations needed to run a task: transfer input data to device,
run the task on the device (usually, one kernel launch) and transfer output data back to host. Transfers can
happen in a diﬀerent cycle, depending on the cache policy used.
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Figure 1: Task execution comparison on a GPU device
supported more simultaneous transfers). We also take advantage of CUDA’s concurrent kernel
execution feature by having multiple streams for kernel launches. The number of streams
devoted to kernels is set accordingly to OmpSs run time conﬁguration options.
Figure 1 compares the execution of several tasks with the original OmpSs implementation
and with OmpSs+AMA. The top part shows a time line diagram of the execution of four tasks
t1, t2, t3 and t4 on the same device with the original OmpSs implementation. The orange
boxes labeled as HtD represent the amount of time spent in transferring data from host to
device. The blue boxes labeled as Run represent the amount of time that task execution takes
on the device. The green boxes labeled as DtH represent the amount of time spent transferring
data from device to host. The red vertical lines show the synchronization points where the
helper thread needs to block. In this example, we can see that waiting always for the longest
operation in each task cycle delays other operations that could be done earlier. For example,
the DtH t2 transfer could be issued right after t2 ’s execution, but since the HtD t3 transfer is
longer, the DtH t2 is delayed. Task t4 does not need input data transfers, but its execution
cannot be advanced due to the ﬁxed in-order task execution of the original implementation.
Moreover, although not shown in Figure 1, the helper thread spends most of its time waiting
for the operations, as it calls cudaStreamSynchronize() to synchronize with the device.
The bottom part of Figure 1 shows the behavior of the OmpSs+AMA runtime proposal. We
can see that the global execution time is lower because the synchronization points have been
removed. We can still observe some gaps, but they are due to hardware limitations2. That is
why tasks t1 and t2 can only partially overlap their execution. Since t4 task does not need
input data transfers, the FTFR scheduler can advance its execution right at the beginning:
there is no need to wait for t1, t2 and t3 data transfers and execution. Then, t4 ’s output data
transfers are overlapped with t1 ’s execution and t2 ’s input data transfers. The overall result is
that the asynchronous runtime has signiﬁcantly reduced the total execution time of these tasks.
Moreover, t4 ’s dependences would be released at the end of its execution, so its dependent tasks
would be ready to run much earlier.
4.2 Priority Propagation
Since the original implementation of OmpSs already supports tasks with priorities, we have
modiﬁed this component in order to propagate task priority to several levels of predecessor tasks.
With this modiﬁcation, we can enhance the scheduling decisions for ready tasks, as predecessors
of higher priority tasks will be scheduled earlier and thus dependences of higher priority tasks
will be satisﬁed earlier as well. We have enabled the double-linked data dependency graph for
2 A kernel can start only when all thread blocks of all prior kernels from any stream have started [10].
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Feature Original OmpSs OmpSs+AMA
Host-device Blocking sync Non-blocking CUDA events
synchronization with CUDA streams and callbacks with streams
Aﬃnity computation At task creation time At task ready time
Task priority propagation Direct parent only Many levels of parents (conﬁgurable)
# task prefetch One task ahead Many tasks ahead (conﬁgurable)
# concurrent tasks One task Many tasks (if HW support) (conﬁg.)
Table 1: Diﬀerences between OmpSs and OmpSs+AMA
our approach, as it is disabled by default to avoid additional overhead. Then, we can navigate
through task’s predecessors and update their priority. The optimum number of predecessor
levels to navigate and update priority is application-dependent. As we said before, the overhead
that we are adding by enabling the double-linked graph is hidden by the execution of other tasks
and their data transfers, so, eﬀectively, it is cost-free in our implementation.
4.3 Aﬃnity Scheduler
It will frequently happen in the original aﬃnity scheduling policy that the computed aﬃnity
is outdated by the time the task becomes ready. Thus, we have modiﬁed this scheduler to
better ﬁt the execution of tasks on asynchronous devices. As we explained before, the original
aﬃnity computation is done too early, at task’s instantiation stage. With AMA, the aﬃnity
computation is delayed until task’s ready stage. We have also changed the aﬃnity computation
criteria to reﬁne processing unit’s scores. These changes give us an accurate and updated task
aﬃnity score for each processing unit that allows the runtime make better task scheduling
decisions. In the same way as the priority propagation mechanism, the overhead of these
modiﬁcations is hidden by the execution of other tasks and their data transfers.
Table 1 summarizes the diﬀerences between the original implementation of OmpSs (Original
OmpSs) and our OmpSs+AMA proposal (OmpSs+AMA).
5 Evaluation
We present in this section the performance results of three applications in order to evaluate
our AMA proposal implemented on top of the OmpSs framework. We compare these results
with CUDA native versions and the original OmpSs framework on a multi-GPU Linux system
with two Intel Xeon E5-2650 at 2.00 GHz, 62.9 GB of main memory and four NVIDIA Tesla
K20c with 2496 CUDA cores and 4.7 GB of memory. The native CUDA codes were compiled
with CUDA 5.5 and the OmpSs versions were compiled with OmpSs compiler (using nvcc 5.5
and GCC 4.6.4). Optimization level −O3 was used in all codes. The same application source
code was used with both OmpSs and OmpSs+AMA runtimes. We run the applications with
diﬀerent conﬁgurations of number of GPU devices and data set sizes and analyze its impact on
performance. Results are computed as the mean value of several executions.
N-body Simulation. In the context of computational science, the N-body simulation is
a molecular dynamics computation where a system of bodies (atoms, molecules) is allowed
to interact for a period of time. The result of the simulation gives a view of the motion
of the bodies whose trajectories are determined by forces between bodies and their potential
energy. The CUDA native implementation comes from CUDA 5.5 SDK examples [10, 8]. We
transformed this code into an OmpSs application by adding some task directives around GPU
kernel calls and removing all data transfers and GPU management. The performance of this
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Conﬁguration App version Runtime Data size
[Bodies]
OmpSs 256Kbod OmpSs CUDA OmpSs 262144
OmpSs+AMA OmpSs CUDA OmpSs+ 262144
256Kbod AMA
OmpSs 512Kbod OmpSs CUDA OmpSs 524288
OmpSs+AMA OmpSs CUDA OmpSs+ 524288
512Kbod AMA
CUDA 256Kbod Native CUDA CUDA 262144
CUDA 512Kbod Native CUDA CUDA 524288
Table 2: N-body conﬁgurations
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Figure 2: N-body simulation performance
Conﬁguration App version Runtime Data set size
[DP FP elmts]
OmpSs 16K OmpSs CUDA OmpSs 16384× 16384
OmpSs+ OmpSs CUDA OmpSs+ 16384× 16384
AMA 16K AMA
OmpSs 32K OmpSs CUDA OmpSs 32768× 32768
OmpSs+ OmpSs CUDA OmpSs+ 32768× 32768
AMA 32K AMA
CUDA 16K Native CUDA CUDA 16384× 16384
Table 3: Matrix multiplication conﬁgurations
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Figure 3: Matrix multiplication performance
simulation is limited by the amount of data that needs to be transferred between devices after
each iteration. We have simulated 10 iterations of a body system with diﬀerent number of
bodies using double-precision ﬂoating-point data, described in Table 2.
Figure 2 shows the performance results of running the diﬀerent conﬁgurations. The orig-
inal OmpSs conﬁgurations (OmpSs 256Kbod and OmpSs 512Kbod) are negatively aﬀected by
the amount of data exchanged between iterations, up to the point of not being able to scale
across several GPUs. In contrast, the OmpSs+AMA conﬁgurations (OmpSs+AMA 256Kbod
and OmpSs+AMA 512Kbod) can scale at the same ratio as the original CUDA application
does and, in some points, they even get slightly better performance than the native CUDA
implementation. In this case, OmpSs+AMA gets up to 2.2x performance speed-up compared
to the original OmpSs framework.
The results of the native CUDA version include less data transfers than the OmpSs version,
as the initial and ﬁnal transfers are not taken into account in native CUDA. All OmpSs results
include all the data transfers. We demonstrate with these results that our approach can eﬃ-
ciently overlap data transfers and computations because we appreciate no diﬀerences between
OmpSs+AMA performance and the native CUDA code performance.
Matrix Multiplication. The application performs a dense matrix multiplication of two
square matrices: A × B = C. The GPU computation is done by calling the cublasDgemm()
function from CUBLAS library (CUDA 5.5). The diﬀerent conﬁgurations tested are explained
in Table 3. In the native CUDA version, matrices A and C are split into as many chunks as
GPUs, so each GPU receives a set of consecutive rows. Matrix B is fully copied to all GPU
devices. Then, all GPUs can compute in parallel with the others. In the OmpSs version, each
matrix is divided into square blocks of 2048 × 2048 double-precision ﬂoating-point elements;
each created task performs a matrix multiplication on a given block of the destination matrix.
Figure 3 shows the performance results of matrix multiplication run with the diﬀerent
conﬁgurations. We present the CUDA 16K performance as a chart line because this is the
peak performance of this application (only kernel execution time is taken into account, without
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Conﬁguration App version Runtime Data set size
[DP FP elmts]
OmpSs 16K OmpSs CUDA OmpSs 16384× 16384
OmpSs+ OmpSs CUDA OmpSs+ 16384× 16384
AMA 16K AMA
OmpSs 32K OmpSs CUDA OmpSs 32768× 32768
OmpSs+ OmpSs CUDA OmpSs+ 32768× 32768
AMA 32K AMA
CUDA 16K Native CUDA CUDA 16384× 16384
CUDA dgemm Native CUDA CUDA 16384× 16384
16K ceiling ref.
Table 4: Cholesky conﬁgurations
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Figure 4: Cholesky performance compared to
native CUDA DGEMM performance
data transfers). Since the application is highly parallel, the performance of OmpSs 16K and
OmpSs 32K get close to our peak values, even though data transfers are taken into account
in our measurements. The performance increases as we use bigger data set sizes because the
application creates more tasks and thus, opens more parallelism. In the case of OmpSs+AMA,
a bigger data set size (OmpSs+AMA 32K ) is also better and we achieve the same performance
as our peak line. This proves that we can fully occupy GPU resources and completely hide the
overhead of data transfers. The 4% beneﬁt that we get compared to the OmpSs implementation
comes from the concurrent kernel execution, as data transfers are optimal in both cases.
Cholesky Factorization. The Cholesky factorization is a matrix operation that calculates
a triangular matrix (L) from a symmetric and positive deﬁnite matrix (A): Cholesky(A) = L,
where L · Lt = A. The source code is the main algorithm of a blocked Cholesky factorization.
The matrix A is organized in square blocks of 2048× 2048 double-precision ﬂoating-point ele-
ments. The computation is done inside a set of nested loops that operate on these blocks by
calling four diﬀerent kernels: dpotrf, dsyrk, dgemm and dtrsm. We use a customized implemen-
tation of dpotrf based on its corresponding function from MAGMA library [9] and CUBLAS
library (version 5.5) is called for the other kernels. The diﬀerent conﬁgurations used are de-
scribed in Table 4. Note that CUDA dgemm 16K ceiling reference is the performance of matrix
multiplication previously evaluated in this section. Cholesky factorization cannot scale as good
as matrix multiplication, but we add these results as a reference of scalability. The CUDA native
version uses an OpenMP-like fork-join approach due to its complexity. In the OmpSs version,
each kernel is annotated as a task and task data dependencies are managed by the OmpSs
runtime. We used diﬀerent task priorities to give more priority to critical tasks. OmpSs+AMA
propagates task priorities up to ﬁve levels upwards.
Cholesky’s performance results are shown in Figure 4. The native CUDA version cannot
scale across several GPUs due to the synchronization and data exchange bottlenecks. This is
the reason why the values of CUDA dgemm 16K ceiling reference are shown. The two OmpSs
conﬁgurations (OmpSs 16K and OmpSs+AMA 16K ) cannot scale beyond two GPUs because
there is a lack of parallelism. In contrast, when we increase the data set size, we can see that
both (OmpSs 32K and OmpSs+AMA 32K ) scale better. We can observe that OmpSs+AMA
conﬁgurations get better performance than original OmpSs thanks to its enhanced non-blocking
data management and task priority propagation, increasing its performance up to 1.5x speed-up.
6 Related Work
Computational science can beneﬁt from the performance of new computer architecture designs
of heterogeneous multi-cores. However, their programmability complexity must be addressed.
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OpenACC aims at simplifying oﬄoading of tasks to accelerators. It deﬁnes a set of functions
and compiler directives to specify parts of a program whose computation may be oﬄoaded to an
accelerator, to transfer data between main memory and the accelerator and to synchronize with
the execution of those accelerator computations. In its current 2.0a version, OpenACC only
addresses machines with one accelerator, while OmpSs+AMA addresses systems with multiple
accelerators of diﬀerent types as well. In the CUDA context, OpenACC also exposes low-level
optimizations, like the use of CUDA streams, to the programmer. OmpSs+AMA is able to
manage these low-level optimizations transparently.
hiCUDA [6] proposes the use of directives to give hints to the compiler about regions of
code that can be exploited on GPUs and data motion. While hiCUDA is completely focused on
CUDA, OmpSs+AMA also focuses on other accelerator types. Regarding the OmpSs CUDA
support, hiCUDA directives are translated into CUDA API calls, but they do not use advanced
CUDA features, like the use of streams or events to control device operations.
StarPU [2] is based on a tasking API and on the integration of a data-management facility
with a task execution engine. With regard to data management, StarPU proposes a high
level library that automates data transfers throughout heterogeneous machines. In StarPU,
codelets are deﬁned as an abstraction of a task that can be executed on a core or oﬄoaded
onto an accelerator using an asynchronous continuation passing paradigm. StarPU oﬀers low
level scheduling mechanisms to be used in a high level fashion, regardless of the underlying
architecture. OmpSs+AMA and StarPU present several similarities with regard the execution
model, but StarPU is not proposing a programming model and therefore the programmer is
exposed with lower APIs and execution details that are hidden in the OmpSs+AMA case.
Pienaar et al. [13] describe a runtime framework to schedule Direct Acyclic Graphs (DAGs)
in heterogeneous parallel platforms. The proposal is based on four important criteria: Suit-
ability, Locality, Availability and Criticality (SLAC) and show that all these criteria must be
considered in order to achieve good performance under varying application and platform charac-
teristics. As StarPU, the authors propose a runtime scheduler while OmpSs+AMA is proposing
a whole programming model and execution model.
Ueng et al. [15] propose tools to better map algorithms to machine’s memory hierarchy. Pro-
grammers provide straight-forward implementations of the application kernels using only global
memory and CUDA-lite tools do the transformations automatically to exploit local memories.
The main diﬀerence with OmpSs+AMA is that CUDA-lite mainly focuses on kernel code, while
OmpSs+AMAmanages the whole application execution, including host-device communications.
7 Conclusions and Future Work
This paper presents AMA, a set of techniques for the Asynchronous Management of Accel-
erators. AMA can be used in task-based programming frameworks to increase application
performance and to reduce runtime overhead on multi-accelerator systems. The ﬁrst technical
contribution is a new design for the management of asynchronous devices, such as GPUs. Our
proposal avoids blocking states of host threads devoted to device management; instead, it oﬀers
a blocking-free host-device communication mechanism for device computations, data transfers
and synchronizations. For that purpose, events and callbacks are used to manage communica-
tions. This mechanism allows us to spend the previously wasted blocking times on doing other
useful work in the runtime. In that sense, our second and third contributions rely on the fact
that they could not be implemented without our ﬁrst contribution due to overhead reasons.
They are related to task scheduling techniques: having removed the host-side blocking points,
we have some free time to spend on making smarter scheduling decisions. On the one hand, we
propose an enhancement of the data- aﬃnity scheduling policy. This policy’s criteria focuses on
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data locality to decide which computing unit runs each task. On the other hand, we propose
a task priority mechanism that promotes the execution of critical tasks and their predecessors
(for example, high-priority tasks, or tasks in the critical path of the data dependency graph).
We have implemented our proposal on top of OmpSs, a task-based programming framework
with multi-GPU support. Our experiments show that our proposal outperforms in all cases the
performance of the original implementation, reaching more than 2x speed-up. Furthermore,
we can reach the same performance, or even get better results, than a native hand-tuned
CUDA application, with the advantages of task-based programming models that leverage the
programmer from many issues related to heterogeneous and asynchronous devices (like device
management, memory coherency or data transfers). As future work, we plan to extend our
implementation to support other architectures, like OpenCL or FPGA devices. Then, we will
also need to tune our scheduling parameters to ﬁt all of them. In addition, we will consider
implementing AMA for a cluster architecture as well.
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